

WORLD INTELLECTUAL PROPERTY ORGANIZATION
International Bureau



INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

<p>(51) International Patent Classification 4 : H05K 7/06, 1/11, 3/10</p>	<p>A1</p>	<p>(11) International Publication Number: WO 87/ 04316 (43) International Publication Date: 16 July 1987 (16.07.87)</p>
<p>(21) International Application Number: PCT/US86/02814 (22) International Filing Date: 22 December 1986 (22.12.86) (31) Priority Application Numbers: 816,164 902,819 (32) Priority Dates: 3 January 1986 (03.01.86) 2 September 1986 (02.09.86) (33) Priority Country: US (71) Applicant: MOTOROLA, INC. [US/US]; 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (72) Inventors: FREYMAN, Bruce, Joseph ; 7405 S.W. 14th Court, N. Lauderdale, FL 33068 (US). DORINSKI, Dale ; 8740 N.W. 17 Manor, Coral Springs, FL 33065 (US). SHURBOFF, John ; 12126 N.W. 33rd Street, Coral Springs, FL 33065 (US).</p>	<p>(74) Agents: SOUTHARD, Donald, B. et al.; Motorola, Inc., Patent Department, 1303 East Algonquin Road, Schaumburg, IL 60196 (US). (81) Designated States: DE (European patent), FR (European patent), GB (European patent), IT (European patent), JP, KR, NL (European patent), SE (European patent). Published With international search report.</p>	
<p>(54) Title: ULTRA HIGH DENSITY PAD ARRAY CHIP CARRIER</p>		
<p>(57) Abstract</p> <p>An ultra high density pad array chip carrier which includes a ceramic substrate (200) having a plurality of electrical conductors (204, 210) each of which connect to a respective through-hole plugged with solder (206) on its bottom surface. These holder (206) plugs form a pad array for the chip carrier as well as provide a hermetic seal for the ceramic substrate (200). A polymer dielectric layer (304, 600) is affixed to the top surface (212) of the ceramic substrate (200) which provides an insulated metal die mount pad (302, 602) thereon. The electrical conductors (204, 210) on the ceramic substrate (200) are formed using well-known vacuum metallization techniques to achieve much narrower widths. Approximately a 40 percent reduction in overall size and cost is achieved utilizing this improved arrangement, which improves reliability and facilitates post-assembly cleaning of the chip carrier when mounted to its final board.</p>		

FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

AT	Austria	FR	France	ML	Mali
AU	Australia	GA	Gabon	MR	Mauritania
BB	Barbados	GB	United Kingdom	MW	Malawi
BE	Belgium	HU	Hungary	NL	Netherlands
BG	Bulgaria	IT	Italy	NO	Norway
BJ	Benin	JP	Japan	RO	Romania
BR	Brazil	KP	Democratic People's Republic of Korea	SD	Sudan
CF	Central African Republic	KR	Republic of Korea	SE	Sweden
CG	Congo	LI	Liechtenstein	SN	Senegal
CH	Switzerland	LK	Sri Lanka	SU	Soviet Union
CM	Cameroon	LU	Luxembourg	TD	Chad
DE	Germany, Federal Republic of	MC	Monaco	TG	Togo
DK	Denmark	MG	Madagascar	US	United States of America
FI	Finland				

WO 87/04316

PCT/US86/02814

5

-/-

ULTRA HIGH DENSITY PAD ARRAY CHIP CARRIER

10 BACKGROUND OF THE INVENTION

This invention relates to chip carriers generally and is more particularly concerned with leadless chip carriers.

15 With the increasing size of large scale integrated circuit chips, the number of input and output connections that have to be made to a chip has correspondingly increased. This trend has encouraged the evolution from dual in-line chip packages, which have two
20 parallel rows of connection pins, to smaller and more dense leadless chip carriers. Leadless chip carriers generally consist of a package containing a plate of ceramic, such as alumina, which forms a substrate or base onto which a chip is mounted. Electrical connection
25 paths within the leadless chip carrier allow the leads of the chip to be brought to external contact pads formed around each of the four sides of the ceramic base of the carrier. Some leadless chip carriers may even include contact pads formed on the bottom surface of the carrier
30 to utilize the area beneath the chip. The carrier also must provide a thermal conduction path for the enclosed chip and is an important design consideration. The chip carrier is then surface mounted, usually onto a generally larger printed circuit (pc) board or other ceramic board,

35

WO 87/04316

PCT/US86/02814

-2 -

simply by placing the carrier on top of corresponding contact pads which mirror those contact pads of the chip carrier. An electrical and mechanical connection is then made by soldering the chip carrier to this generally
5 larger board by reflow soldering. This arrangement is less cumbersome than mounting dual in-line packages onto a board and allows greater density of input and output connections to be achieved.

Disadvantages do, however, arise with leadless
10 chip carriers because of the way in which they are connected to a board. Unlike dual in-line packages, where connection is made through relatively flexible pins, the leadless chip carrier is rigidly joined to a generally larger pc board, or other ceramic board, and
15 lacks any ability to accommodate relative movement between the carrier and the board onto which it is mounted. If the chip carrier and the board are of materials having different coefficients of thermal expansion, changes in temperature will cause differential
20 expansion between the two components. This induces strain on the soldered connections, which can cause failure of the electrical and mechanical connection, especially after repeated thermal cycling. In severe cases, such thermal cycling can cause the chip carrier to
25 become detached from the board onto which it is mounted. Studies have been made to determine how to minimize such leading to compromises in other aspects of the design. For example, it is known that small ceramic chip carriers operate more reliably in a thermal cycling environment
30 than larger chip carriers, especially when these are mounted onto a printed circuit board. Therefore, it is clear that if a designer seeks to improve the overall reliability of a mounted ceramic chip carrier package, the designer must attempt to reduce the size of the chip
35 carrier.

One known arrangement for a chip carrier utilizes thick-film techniques to form a pattern of screened-on

WO 87/04316

PCT/US86/02814

- 3 -

metallic paste on the surface of an unfired ceramic substrate. Through-holes in this ceramic substrate are filled with a conductive glass-metal paste combination and connect with electrical conductors formed by the pattern of screened-on metallic paste. This ceramic substrate then has a second ceramic layer added beneath it having contact pads on its bottom surface and separated from the conductors and die mount pad on the first ceramic layer. The size and density realizable for such a co-fired chip carrier, while utilizing the center area beneath the die mount pad, is limited by the additive co-fired process itself in that the narrowest conductor width which can be screened is 127 micrometers, or millinches, with a typical production width being 203.2 micrometers wide. Such constraints limit the size and density possible for a chip carrier manufactured using this co-fired method, and they in turn constrain further desired improvements in reliability and in cost.

Various other arrangements have been proposed to improve the reliability while reducing the overall size and manufacturing cost of a chip carrier, but these have not yet proved successful in overcoming each and every other limitation at the same time.

BRIEF SUMMARY OF THE INVENTION

It is an object of the present invention to provide a chip carrier arrangement and method of manufacture that can be used to alleviate the above-mentioned problems.

It is a further object of the present invention to provide a chip carrier arrangement and method of manufacture that also alleviates the above-mentioned problems at a lower cost.

According to one aspect of the present invention, there is provided a chip carrier arrangement for mounting and electrically connecting to an integrated circuit

WO 87/04316

PCT/US86/02814

-4 -

chip, as well as providing a thermal path therethrough, which achieves a 40 percent size and cost reduction by providing a method of fabricating a more-dense package. The chip carrier arrangement as disclosed herein

5 describes a two-part manufacturing process which eliminates the need for a co-fired layer. Beginning with the ceramic substrate or base of the chip carrier arrangement, conductive runners are formed on both major surfaces and interconnected by means of conductive

10 through-holes through the use of conventional, thin-film processes. The through-holes not only provide interconnection paths from one surface to another, but also form the footprint, or pad array, which interconnects the chip carrier to its final mounting

15 board. On top of the ceramic substrate of the disclosed chip carrier, a flexible dielectric layer is affixed which has a metallized top layer for providing a die mount pad to accept an integrated circuit chip. This flexible dielectric layer serves several important

20 functions. First, it insulates the integrated circuit chip or die from electrical conductors formed on the top surface of the ceramic substrate of the chip carrier. Second, it provides a suitable surface with which to adhere metallization. And third, because it can be made

25 very thin, it does not inhibit the thermal path between the mounted integrated circuit chip and the ceramic base of the chip carrier. Thus the present invention allows a smaller, more-dense, chip carrier arrangement or package to be made without the use of expensive co-firing

30 techniques that yield wide electrical conductors as a result of utilizing such additive metallization processes.

An exemplary chip carrier package according to the arrangement and methods of the present invention will

35 now be described while referring to the accompanying drawings and description.

WO 87/04316

PCT/US86/02814

- 5 -

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1a, 1b, is a sketch of a chip carrier representative of the known state of the art.

5 FIG. 2 illustrates a possible process sequence for effecting the embodiment described according to the present invention for processing the ceramic substrate.

FIG. 3 illustrates a possible process sequence for effecting the embodiment of a flexible dielectric layer by utilizing a secondary process before combining
10 it with the ceramic substrate of the present invention.

FIG. 4 shows the combination of the ceramic substrate prepared according to the primary process depicted in FIG. 2 and the flexible dielectric layer prepared by the secondary process of FIG. 3 to form the
15 chip carrier arrangement according to the present invention.

FIG. 5 illustrates a top view of the chip carrier of FIG. 4 with a mounted semiconductor chip connected via bond wires.

20 FIG. 6 illustrates another embodiment of the present invention utilizing the ceramic substrate prepared according to the primary process of FIG. 2 and to which is added a flexible dielectric layer utilizing a different secondary process to achieve the same structure
25 and result of the present invention.

DETAILED DESCRIPTION

Referring now to the drawings, FIG. 1a shows a side view sketch of a chip carrier representative of the
30 known state of the art. FIG. 1b shows a perspective top view of the chip carrier arrangement of FIG. 1a and having a semiconductor chip mounted thereon.

Turning now to the prior art as depicted in FIG. 1a, a first ceramic layer 100, consisting of alumina (or
35 Al_2O_3), has a number of through-holes 102 which are punched and then filled with conductive glass-metal paste. On one of the major surfaces of ceramic layer 100

WO 87/04316

PCT/US86/02814

- 6 -

are screened metal pads, such as the metal die mount pad 104 and metal wire bond pads 106. The metal wire bond pads 106 are aligned to conductively connect with the through-holes 102. To this first alumina layer 100 is
5 added a second ceramic layer 108 which is typically also made of alumina. This ceramic layer 108 also has through-holes 110 which have been provided and filled with conductive glass-metal paste. In addition, screened, conductors 112 are provided which interconnect
10 the through-holes 102 on the first ceramic layer 100 with the through-holes 110 on the second ceramic layer 108. On the bottom surface of the second ceramic layer 108 metal pads 114 are provided which connect to through-holes 110. This entire arrangement is then fired
15 at a high enough temperature to solidify the glass-metal paste and fuse the alumina layers provided throughout the assembly. Then, as depicted in the perspective top view of FIG. 1b, this chip carrier arrangement consists of ceramic layer 100 (having a metal die pad 104 and a
20 plurality of metal wire bond pads 106) bonded to ceramic layer 108. As shown in FIG. 1b, this chip carrier arrangement is ready for mounting a semiconductor chip 120, such as an integrated circuit chip. A cover, which is ordinarily supplied to provide a sealed package, is
25 not shown in order to clarify how the semiconductor chip mounts and interconnects with the chip carrier arrangement.

The chip carrier arrangement as depicted in FIGS. 1a, 1b is subject to all of the previously enumerated
30 deficiencies set forth with some particularity in the background of the invention. That is, it utilizes expensive co-fired techniques which necessarily limit the minimum possible size of the chip carrier arrangement and which, in turn, affect the reliability as well as the per
35 unit cost.

Turning now to the preferred embodiment of the improved chip carrier of the present invention (utilizing

WO 87/04316

PCT/US86/02814

- 7 -

the processes shown in FIGS. 2 and 3), there results an improved chip carrier arrangement as depicted in FIGS. 4 and 5. In this embodiment, a primary process is shown in FIG. 2 for fabricating a ceramic layer consisting of an alumina substrate 200 drilled to have an array of holes. See step a of FIG. 2. These holes may be of the type formed by known laser-drilling techniques. Proceeding to step b of FIG. 2, a first metallized layer 202 is applied to a surface of the alumina substrate 200 using conventional vacuum metallization techniques. Proceeding to step c of FIG. 2, this metallized surface as well as the through-holes is then photodelineated, electroplated with copper, nickel, and gold, and then etched to form individual conductors 204 which remain electrically connected to a respective conductive through-hole. Then in step d of FIG. 2, the through holes in the alumina substrate 200 are solder-plugged. This step forms solder plugs 206 which will later serve to provide a hermetic seal as well as the surface mount interconnection points for the final chip carrier arrangement. After a cleaning operation, proceeding to step e of FIG. 2, a second metallized layer 208 is added to the alumina substrate 200. In step f of FIG. 2, this second metallized layer 208 is similarly photodelineated, electroplated, and etched to form individual conductors 210 which interconnect with solder plugs 206 in the through-holes.

According to the preferred embodiment of the present invention, the secondary process for fabricating a flexible dielectric layer is shown in FIG. 3. Step a of FIG. 3 begins with a flexible dielectric film 300 made of a polymer such as a polyimide film, and known as Kapton, a registered trademark of Dupont. This flexible dielectric film 300 also has a metallized layer 302. Then, proceeding to step b of FIG. 3, this flexible dielectric film 300 processed generally as a large sheet, is next subdivided into the required square slips 304, as shown. Referring now to FIG. 4, a metallized flexible

WO 87/04316

PCT/US86/02814

- 8 -

dielectric polyimide film slip 304, fabricated according to the process of FIG. 3, is attached to the alumina substrate 200 previously fabricated according to the process of FIG. 2. The flexible dielectric slip 304 is held in place by means of adhesive 402, which may be an acrylic adhesive. The metallized top layer 302 of flexible dielectric slip 304 is ready to have a semiconductor chip affixed. Referring to FIG. 5, a top perspective view of the chip carrier arrangement disclosed in FIG. 4 shows that bond wires 500 are utilized for interconnecting to a semiconductor chip 502 after it is mounted on metallized dielectric slip 304.

As a result, the preferred embodiment of the present invention provides a chip carrier arrangement having improved reliability directly attributable to a 40 percent size reduction. Moreover, the cost has been reduced by approximately 40 percent, when compared to previously known chip carrier arrangements fabricated using high temperature, co-fired, techniques. These improvements were not previously possible because chip carriers fabricated using high temperature, co-fired techniques could only achieve conductor widths in the range of 127 to 203.2 micrometers, whereas the chip carrier arrangement according to the present invention is capable of achieving line widths less than 127 micrometers. Thus the greater precision needed to implement an ultra high density chip carrier is made possible using electroplated, laser-drilled holes plugged with solder which overcome the limitations due to inaccuracies associated with high temperature co-fired fabrication techniques. Moreover, these vacuum metallization techniques are used to good advantage at every step to implement narrower conductors which outwardly extend just enough to clear the dielectric layer to be affixed on the surface of the ceramic substrate base: first, depositing metal using known vacuum metallization techniques; next, photodelineating the footprint or conductor pattern; then, electroplating

WO 87/04316

PCT/US86/02814

- 9 -

copper, nickel, and gold onto the desired pattern and including the laser-drilled through-holes; and finally, etching away the undesired metal to complete the process. The metallized dielectric film also possesses stable
5 material properties which allow it to be advantageously utilized as the dielectric layer. Even in thin sheet form, it provides a material capable of being affixed to ceramic on one surface, and to a metallized layer on its other surface, while still maintaining reasonable
10 dielectric properties.

Referring now to FIG. 6, an alternate embodiment of the present invention is shown having a solution coated flexible dielectric film 600 having a metallized top layer 602 which is affixed to the ceramic alumina
15 substrate 200 fabricated according to the primary process steps of FIG. 2, but in which the film 600 is applied directly without the use of an adhesive. Both the chip carrier arrangement depicted in FIG. 6 and that depicted in FIG. 4 exhibit good adhesion properties which are
20 attributable to the smooth upper surface of ceramic alumina substrate 200 which is notably not riddled with solder bumps. Another benefit attributable to the structure of FIG. 6 (as well as FIG. 4) is that the ceramic alumina substrate 200 sits higher above the board
25 onto which it is mounted due to the additional height of solder plugs 206 not found as part of the known prior art structure depicted in FIG. 1a. Thus, the present invention not only achieves a smaller, more dense chip carrier arrangement, but also maintains or improves the
30 reliability of the electrical connections made when surface mounting the chip carrier to a board.

In summary, the ultra high density chip carrier arrangement permits the construction of an improved, yet smaller and simplified, chip carrier without the need for
35 expensive, high temperature, co-fired techniques.

WO 87/04316

PCT/US86/02814

-10 -

In addition, this chip carrier arrangement not only eliminates expensive assembly techniques, but also advantageously utilizes several of the material properties of the flexible dielectric layer in
5 conjunction with known thin-film techniques to achieve a smaller, more dense chip carrier, thus overcoming the limitations of the known prior art.

Although the chip carrier arrangement of the present invention fully discloses many of the attendant
10 advantages, it is understood that various changes and modifications are apparent to those skilled in the art. Therefore, even though the form of the above-described invention is merely a preferred or exemplary embodiment, variations may be made in the form, construction, and
15 arrangement of the parts without departing from the scope of the above invention.

20

25

30

35

WO 87/04316

PCT/US86/02814

-11 -

We claim:

1. An improved chip carrier arrangement for mounting a semiconductor chip and accommodating a protective cover, the chip carrier comprising in combination:
 - pre-fired ceramic substrate means forming a base to which the cover attaches and which has an array of conductive through-holes formed by laser-drilling, each surrounded by conductors on both major surfaces and plugged by solder plugs on the bottom surface, so as to electrically connect, via a plurality of conductive runners that outwardly extend on the top surface, to an arrangement of pads near the periphery of the top surface thereof; and
 - flexible dielectric layer means placed as a solid sheet on and affixed to said pre-fired ceramic substrate means within the arrangement of pads, for covering said array of through-holes and a portion of said top located runners, and having a top surface for affixing a semiconductor chip,
 - said flexible dielectric layer means providing electrically insulative mounting of the semiconductor chip to allow utilization of the area thereunder for said plurality of conductive runners, and said solder plugged through-holes forming a pad array interface on the bottom surface of said pre-fired ceramic substrate means as well as providing a hermetic seal for each through-hole therein, whereby the chip carrier arrangement exhibits significantly greater pad array density.

WO 87/04316

PCT/US86/02814

-12 -

2. The improved chip carrier arrangement according to claim 1, wherein said pre-fired ceramic substrate means comprises a material such as alumina.

3. The improved chip carrier arrangement
5 according to claim 1, wherein said flexible dielectric layer means comprises a polymer material such as a polyimide film, and wherein said flexible dielectric layer means is affixed to said pre-fired ceramic substrate means using a material such as an adhesive.

10 4. The improved chip carrier arrangement according to claim 1, wherein said flexible dielectric layer means is directly affixed to said pre-fired ceramic substrate means.

5. The improved chip carrier arrangement
15 according to claim 1, wherein said plugs of solder formed within the through-holes on the bottom surface of said pre-fired ceramic substrate means serve to elevate the chip carrier arrangement above a board onto which it is mounted, thereby providing a gap between the chip carrier
20 arrangement and the board which facilitates final assembly and cleaning operations.

6. The improved chip carrier arrangement according to claim 1, wherein said flexible dielectric layer means provides a good thermal path from the
25 semiconductor chip mounted thereon to said pre-fired ceramic substrate means.

7. The improved chip carrier arrangement according to claim 1, wherein said flexible dielectric layer means includes a metallized top surface for
30 affixing the semiconductor chip.

WO 87/04316

PCT/US86/02814

-13 -

8. A method of fabricating an improved chip carrier having a ceramic base providing a hermetically-sealed package, the method comprising the steps of:

- 5 forming said ceramic base from a pre-fired ceramic substrate to have an array of conductive through-holes by laser-drilling and applying conductive metallization to the bottom major surface thereof, including the through-holes;
- 10 delineating, electroplating, and etching an array of electrical conductors thereon, with each conductor including a respective conductive through-hole;
 plugging said conductive through-holes by reflowing solder therein;
- 15 metallizing the second major surface of said ceramic base and then delineating, electroplating, and etching a plurality of conductive runners that outwardly extend on the top major surface thereof, with each conductive runner connecting to a respective
- 20 solder-plugged through-hole; and
 affixing onto the top major surface of said ceramic base, a flexible dielectric layer having a top surface for mounting a semiconductor chip insulated from said arrangement of conductive runners therebeneath,
- 25 said flexible dielectric layer providing electrically insulative mounting of the semiconductor chip to allow utilization of the area thereunder for said plurality of conductive runners, and said solder-plugged through-holes forming a pad array interface on the bottom
- 30 surface of said pre-fired ceramic substrate as well as providing a hermetic seal for each through-hole therein, whereby the chip carrier arrangement exhibits significantly greater pad array density.

35

WO 87/04316

PCT/US86/02814

-14 -

9. The method of fabricating an improved chip carrier according to claim 8, wherein the step of affixing a flexible dielectric layer to said ceramic base includes adhesively affixing said flexible dielectric
5 layer thereto.

10. The method of fabricating an improved chip carrier according to claim 8, wherein said step of affixing a flexible dielectric layer to said ceramic base includes solution coating said flexible dielectric layer
10 thereto.

15

20

25

30

35

WO 87/04316

PCT/US86/02814

AMENDED CLAIMS

[received by the International Bureau on 29 June 1987 (29.06.87)
original claims 1-8 amended; claims 9 and 10 unchanged (3 pages)]

1. (Amended) An improved chip carrier arrangement for mounting a semiconductor chip and accommodating a protective cover, the chip carrier comprising in combination:

5 single, prefired ceramic substrate means forming a base to which a cover attaches and which has an array of conductive through-holes, each through-hole surrounded by conductors on both top and bottom major surfaces and plugged by solder plugs substantially therethrough other
10 than on the top surface, so as to electrically connect, via a plurality of conductive runners that outwardly extend on the top surface, to an arrangement of pads near the periphery of the top surface thereof; and

 single, flexible dielectric layer means placed as a
15 solid sheet on and affixed to said single, pre-fired ceramic substrate means within the arrangement of pads, for covering said array of through-holes plugged by solder plugs substantially therethrough other than on the top surface as well as a portion of said plurality of
20 conductive runners, and having a top surface for affixing a semiconductor chip,

 said single, flexible dielectric layer means providing electrically insulative mounting of a semiconductor chip to allow utilization of the area
25 thereunder for said plurality of conductive runners, and said solder plugged through-holes forming a pad array interface on the bottom surface of said single, pre-fired ceramic substrate means as well as providing a hermetic seal for each through-hole therein, whereby the chip
30 carrier arrangement exhibits significantly greater pad array density.

WO 87/04316

16

PCT/US86/02814

2. (Amended) The improved chip carrier arrangement according to claim 1, wherein said single, pre-fired ceramic substrate means comprises a material such as alumina.

5 3. (Amended) The improved chip carrier arrangement according to claim 1, wherein said single flexible dielectric layer means comprises a polyimide film, and wherein said single flexible dielectric layer means is affixed to said single pre-fired ceramic substrate means
10 using a material such as an adhesive.

4. (Amended) The improved chip carrier arrangement according to claim 1, wherein said single flexible dielectric layer means is directly affixed to said single pre-fired ceramic substrate means.

15 5. (Amended) The improved chip carrier arrangement according to claim 1, wherein said solder plugs, formed within the through-holes on the bottom surface of said single pre-fired ceramic substrate means, serve to
20 elevate the chip carrier arrangement above a board onto which it is mounted, for providing a gap between the chip carrier arrangement and the board which facilitates final assembly and cleaning operations.

6. (Amended) The improved chip carrier arrangement according to claim 1, wherein said single flexible
25 dielectric layer means provides a good thermal path from the semiconductor chip mounted thereon to said single pre-fired ceramic substrate means.

7. (Amended) The improved chip carrier arrangement according to claim 1, wherein said single flexible
30 dielectric layer means includes a metallized top surface for affixing a semiconductor chip.

35

WO 87/04316

17

PCT/US86/02814


8. (Amended) A method of fabricating an improved chip carrier having a ceramic base providing a hermetically-sealed package, the method comprising the steps of:

- 5 forming said ceramic base from a single, pre-fired ceramic substrate having a top major surface and a bottom major surface to have an array of conductive through-holes, such as by laser-drilling, and applying conductive metallization to the bottom major surface thereof,
- 10 including the through-holes;
delineating, electroplating, and etching an array of conductive runners thereon, with each runner coupled to a respective conductive through-hole;
plugging said conductive through-holes by reflowing
- 15 solder substantially therethrough other than on the top surface;
metallizing the top major surface of said ceramic base and then delineating, electroplating, and etching a plurality of conductive runners that outwardly extend on
- 20 the top major surface thereof, with each conductive runner connecting to a respective solder-plugged through-hole; and
affixing onto the top major surface of said ceramic base, a flexible dielectric layer having a top
- 25 surface for mounting a semiconductor chip insulated from said arrangement of conductive runners therebeneath,
said flexible dielectric layer providing electrically insulative mounting of the semiconductor chip to allow utilization of the area thereunder for said
- 30 plurality of conductive runners, and said solder-plugged through-holes forming a pad array interface on the bottom surface of said pre-fired ceramic substrate as well as providing a hermetic seal for each through-hole therein, whereby the chip carrier arrangement exhibits
- 35 significantly greater pad array density.

WO 87/04316


PCT/US86/02814

1/3



— PRIOR ART —


Fig. 1 a



— PRIOR ART —

Fig. 1 b

Fig. 6




WO 87/04316

PCT/US86/02814

2/3

Fig. 2

— PRIMARY PROCESS —



WO 87/04316

PCT/US86/02814

3/3

Fig. 3

—SECONDARY PROCESS—




Fig. 4





Fig. 5



INTERNATIONAL SEARCH REPORT

International Application No PCT/US86/02814

I. CLASSIFICATION OF SUBJECT MATTER (If several classification symbols apply, indicate all) ¹		
According to International Patent Classification (IPC) or to both National Classification and IPC		
IPC (4): H05K 7/06, 1/11, 3/10		
U.S. Cl. 361/400, 403, 414; 29/845, 853		
II. FIELDS SEARCHED		
Minimum Documentation Searched ⁴		
Classification System	Classification Symbols	
U.S.	361/400, 403-6, 408, 414; 29/832, 845, 852-3; 357/75, 80, 84; 174/52FP, 68.5	
Documentation Searched other than Minimum Documentation to the Extent that such Documents are Included in the Fields Searched ⁵		
III. DOCUMENTS CONSIDERED TO BE RELEVANT ¹⁴		
Category ⁶	Citation of Document, ¹⁶ with Indication, where appropriate, of the relevant passages ¹⁷	Relevant to Claim No. ¹⁸
Y	US, A, 4,446,477 (CURRIE, ET AL) 1 May 1984 See the entire document	1-3, 5, 8, 10, 12-14
Y	DE, A, 26,571,313 (SIEMENS) 22 June 1978 See the abstract	1-3, 5, 8, 10 12-14
Y	US, A, 3,868,724 (PERRINO) 25 February 1975 See column 2, lines 1-10 and column 3, lines 52-60	4, 9
A	US, A, 4,437,109 (ANTHONY, ET AL) 13 March 1984 See abstract, lines 5-8	1, 8
A	US, A, 3,838,984 (CRANE, ET AL) 1 October 1974 See column 4, lines 3-6	1, 8
A	US, A, 4,336,551 (FUJITA, ET AL) 22 June 1982 See the abstract	1, 8
<p>¹⁵ Special categories of cited documents:</p> <p>"A" document defining the general state of the art which is not considered to be of particular relevance</p> <p>"E" earlier document but published on or after the international filing date</p> <p>"L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified)</p> <p>"O" document referring to an oral disclosure, use, exhibition or other means</p> <p>"P" document published prior to the international filing date but later than the priority date claimed</p> <p>"T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention</p> <p>"X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step</p> <p>"Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art</p> <p>"&" document member of the same patent family</p>		
IV. CERTIFICATION		
Date of the Actual Completion of the International Search ¹⁹	Date of Mailing of this International Search Report ²⁰	
March 31, 1987	10 APR 1987	
International Searching Authority ¹	Signature of Authorized Officer ²⁰	
ISA/US	Jane Lau <i>Jane Lau</i>	